|Aangeboden in rubriek:
Hebt u iets om te verkopen?

Integrated Circuit and System Design: Power and Timing Modeling, Optimization an

Objectstaat:
Nieuw
3 beschikbaar
Prijs:
US $66,42
OngeveerEUR 61,43
Verzendkosten:
Gratis Economy Shipping. Details bekijkenvoor verzending
Bevindt zich in: Fairfield, Ohio, Verenigde Staten
Levering:
Geschatte levering tussen di, 25 jun en za, 6 jul tot 43230
Bij geschatte leveringsdatums - nieuw venster of tabblad wordt rekening gehouden met de verwerkingstijd van de verkoper, de postcode van de verzendlocatie, de postcode van de bestemming, en het moment van aanvaarding. Geschatte leveringsdatums zijn ook afhankelijk van de geselecteerde verzendservice en de ontvangst van de betalingbetaling ontvangen - nieuw venster of tabblad. De leveringstermijnen kunnen variëren, vooral gedurende piekperiodes.
Retourbeleid:
30 dagen om te retourneren. Koper betaalt voor retourzending. Details bekijken- voor meer informatie over retourzendingen
Betalingen:
     

Winkel met vertrouwen

eBay-topverkoper
Betrouwbare verkoper, snelle verzending en eenvoudige retourzending. 
Geld-terug-garantie van eBay
Ontvang het object dat u hebt besteld of krijg uw geld terug. 

Verkopergegevens

Ingeschreven als zakelijke verkoper
De verkoper neemt de volledige verantwoordelijkheid voor deze aanbieding.
eBay-objectnummer:395142251263
Laatst bijgewerkt op 19 mei 2024 07:29:31 CESTAlle herzieningen bekijkenAlle herzieningen bekijken

Specificaties

Objectstaat
Nieuw: Een nieuw, ongelezen en ongebruikt boek in perfecte staat waarin geen bladzijden ontbreken of ...
ISBN-13
9783642118012
Book Title
Integrated Circuit and System Design: Power and Timing Modeling,
ISBN
9783642118012
Subject Area
Computers, Technology & Engineering
Publication Name
Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation : 19th International Workshop, PATMOS 2009, Delft, the Netherlands, September 9-11, 2009, Revised Selected Papers
Item Length
9.3 in
Publisher
Springer Berlin / Heidelberg
Subject
Programming / General, Electronics / Circuits / Vlsi & Ulsi, Electronics / General, Software Development & Engineering / Systems Analysis & Design, Computer Engineering, Information Technology
Publication Year
2010
Series
Lecture Notes in Computer Science Ser.
Type
Textbook
Format
Trade Paperback
Language
English
Author
Rene Van Leuken
Item Width
6.1 in
Item Weight
20.7 Oz
Number of Pages
370 Pages

Over dit product

Product Information

Welcome to the proceedings of the 19th International Workshop on Power and TimingModeling, OptimizationandSimulation, PATMOS2009.Overtheyears, PATMOShasevolvedintoanimportantEuropeanevent, whereresearchersfrom both industry and academia discuss and investigate the emerging challenges in future and contemporary applications, design methodologies, and tools required for the development of the upcoming generations of integrated circuits and s- tems. PATMOS 2009 was organized by TU Delft, The Netherlands, with sp- sorship by the NIRICT Design Lab and Cadence Design Systems, and technical co-sponsorshipbytheIEEE.Furtherinformationabouttheworkshopisavailable athttp: //ens.ewi.tudelft.nl/patmos09. The technical programof PATMOS 2009 contained state-of-the-arttechnical contributions, three invited keynotes, and a special session on SystemC-AMS Extensions. The technical program focused on timing, performance, and power consumption, as well as architectural aspects with particular emphasis on m- eling, design, characterization, analysis, and optimization in the nanometer era. The Technical Program Committee, with the assistance of additional expert reviewers, selected the 36 papers presented at PATMOS. The papers were - ganized into 7 oral sessions (with a total of 26 papers) and 2 poster sessions (with a total of 10 papers). As is customary for the PATMOS workshops, full papers were required for review, and a minimum of three reviews were received per manuscript.

Product Identifiers

Publisher
Springer Berlin / Heidelberg
ISBN-10
3642118011
ISBN-13
9783642118012
eBay Product ID (ePID)
81826838

Product Key Features

Author
Rene Van Leuken
Publication Name
Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation : 19th International Workshop, PATMOS 2009, Delft, the Netherlands, September 9-11, 2009, Revised Selected Papers
Format
Trade Paperback
Language
English
Subject
Programming / General, Electronics / Circuits / Vlsi & Ulsi, Electronics / General, Software Development & Engineering / Systems Analysis & Design, Computer Engineering, Information Technology
Publication Year
2010
Series
Lecture Notes in Computer Science Ser.
Type
Textbook
Subject Area
Computers, Technology & Engineering
Number of Pages
370 Pages

Dimensions

Item Length
9.3 in
Item Width
6.1 in
Item Weight
20.7 Oz

Additional Product Features

LCCN
2009-943912
Series Volume Number
5953
Number of Volumes
1 Vol.
Lc Classification Number
Qa76.9.S88
Table of Content
Keynotes.- Robust Low Power Embedded SRAM Design: From System to Memory Cell.- Variability in Advanced Nanometer Technologies: Challenges and Solutions.- Subthreshold Circuit Design for Ultra-Low-Power Applications.- Special Session.- SystemC AMS Extensions: New Language - New Methods - New Applications.- Session 1: Variability & Statistical Timing.- Process Variation Aware Performance Analysis of Asynchronous Circuits Considering Spatial Correlation.- Interpreting SSTA Results with Correlation.- Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units.- Exponent Monte Carlo for Quick Statistical Circuit Simulation.- Poster Session 1: Circuit Level Techniques.- Clock Repeater Characterization for Jitter-Aware Clock Tree Synthesis.- A Hardware Implementation of the User-Centric Display Energy Management.- On-chip Thermal Modeling Based on SPICE Simulation.- Switching Noise Optimization in the Wake-Up Phase of Leakage-Aware Power Gating Structures.- Session 2: Power Management.- Application-Specific Temperature Reduction Systematic Methodology for 2D and 3D Networks-on-Chip.- Data-Driven Clock Gating for Digital Filters.- Power Management and Its Impact on Power Supply Noise.- Assertive Dynamic Power Management (AsDPM) Strategy for Globally Scheduled RT Multiprocessor Systems.- Session 3: Low Power Circuits & Technology.- Design Optimization of Low-Power 90nm CMOS SOC Application Using 0.5V Bulk PMOS Dynamic-Threshold with Dual Threshold (MTCMOS): BP-DTMOS-DT Technique.- Crosstalk in High-Performance Asynchronous Designs.- Modeling and Reducing EMI in GALS and Synchronous Systems.- Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop.- Poster Session 2: System Level Techniques.- Multi-granularity NoC Simulation Framework for Early Phase Exploration of SDR Hardware Platforms.- Dynamic Data Type Optimization and Memory Assignment Methodologies.- Accelerating Embedded Software Power Profiling Using Run-Time Power Emulation.- Write Invalidation Analysis in Chip Multiprocessors.- Practical Design Space Exploration of an H264 Decoder for Handheld Devices Using a Virtual Platform.- BSAA: A Switching Activity Analysis and Visualisation Tool for SoC Power Optimisation.- Session 4: Power & Timing Optimization Techniques.- Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering.- Low Energy Voltage Dithering in Dual V DD Circuits.- Product On-Chip Process Compensation for Low Power and Yield Enhancement.- Session 5: Self-timed Circuits.- Low-Power Soft Error Hardened Latch.- Digital Timing Slack Monitors and Their Specific Insertion Flow for Adaptive Compensation of Variabilities.- Quasi-Delay-Insensitive Computing Device: Methodological Aspects and Practical Implementation.- The Magic Rule of Tiles: Virtual Delay Insensitivity.- Session 6: Low Power Circuit Analysis & Optimization.- Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates.- A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery (FPR).- Routing Resistance Influence in Loading Effect on Leakage Analysis.- Session 7: Low Power Design Studies.- Processor Customization for Software Implementation of the AES Algorithm for Wireless Sensor Networks.- An On-Chip Multi-mode Buck DC-DC Converter for Fine-Grain DVS on a Multi-power Domain SoC Using a 65-nm Standard CMOS Logic Process.- Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-V t Domain By Architectural Folding.- A New Optimized High-Speed Low-Power Data-Driven Dynamic (D3L) 32-Bit Kogge-Stone Adder.
Copyright Date
2010
Target Audience
Scholarly & Professional
Dewey Decimal
621.395
Dewey Edition
22
Illustrated
Yes

Objectbeschrijving van de verkoper

Informatie van zakelijke verkoper

Premier Books LLC
David Taylor
26C Trolley Sq
19806-3356 Wilmington, DE
United States
Contactgegevens weergeven
:liam-Emoc.liaterelgaednarg@yabe
Ik verklaar dat al mijn verkoopactiviteiten zullen voldoen aan alle wet- en regelgeving van de EU.
grandeagleretail

grandeagleretail

98,3% positieve feedback
2,7M objecten verkocht
Reageert meestal binnen 24 uur

Gedetailleerde verkopersbeoordelingen

Gemiddelde van de afgelopen 12 maanden

Nauwkeurige beschrijving
4.9
Redelijke verzendkosten
5.0
Verzendtijd
4.9
Communicatie
4.9
Ingeschreven als zakelijke verkoper

Feedback verkoper (1.024.570)

f***n (437)- Feedback gegeven door koper.
Afgelopen maand
Geverifieerde aankoop
All went great!!!! Thanks!!!
h***y (1782)- Feedback gegeven door koper.
Afgelopen maand
Geverifieerde aankoop
Very happy with the purchase.
i***0 (154)- Feedback gegeven door koper.
Afgelopen maand
Geverifieerde aankoop
Good quality item and quick shipping.