|Aangeboden in rubriek:
Hebt u iets om te verkopen?

Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulatio

Objectstaat:
Nieuw
3 beschikbaar
Prijs:
US $125,80
OngeveerEUR 116,35
Verzendkosten:
Gratis Economy Shipping. Details bekijkenvoor verzending
Bevindt zich in: Fairfield, Ohio, Verenigde Staten
Levering:
Geschatte levering tussen di, 25 jun en za, 6 jul tot 43230
Bij geschatte leveringsdatums - nieuw venster of tabblad wordt rekening gehouden met de verwerkingstijd van de verkoper, de postcode van de verzendlocatie, de postcode van de bestemming, en het moment van aanvaarding. Geschatte leveringsdatums zijn ook afhankelijk van de geselecteerde verzendservice en de ontvangst van de betalingbetaling ontvangen - nieuw venster of tabblad. De leveringstermijnen kunnen variëren, vooral gedurende piekperiodes.
Retourbeleid:
30 dagen om te retourneren. Koper betaalt voor retourzending. Details bekijken- voor meer informatie over retourzendingen
Betalingen:
     

Winkel met vertrouwen

eBay-topverkoper
Betrouwbare verkoper, snelle verzending en eenvoudige retourzending. 
Geld-terug-garantie van eBay
Ontvang het object dat u hebt besteld of krijg uw geld terug. 

Verkopergegevens

Ingeschreven als zakelijke verkoper
De verkoper neemt de volledige verantwoordelijkheid voor deze aanbieding.
eBay-objectnummer:386700029723
Laatst bijgewerkt op 19 mei 2024 15:13:57 CESTAlle herzieningen bekijkenAlle herzieningen bekijken

Specificaties

Objectstaat
Nieuw: Een nieuw, ongelezen en ongebruikt boek in perfecte staat waarin geen bladzijden ontbreken of ...
ISBN-13
9783540441434
Book Title
Integrated Circuit Design. Power and Timing Modeling, Optimizatio
ISBN
9783540441434
Subject Area
Technology & Engineering, Mathematics
Publication Name
Integrated Circuit Design : Power and Timing Modeling, Optimization and Simulation - 12th International Workshop, Patmos 2002, Seville, Spain, September 2002 - Proceedings
Item Length
9.3 in
Publisher
Springer Berlin / Heidelberg
Subject
Engineering (General), Electronics / Circuits / Vlsi & Ulsi, Electronics / Circuits / General, Applied
Series
Lecture Notes in Computer Science Ser.
Publication Year
2002
Type
Textbook
Format
Trade Paperback
Language
English
Author
Bertrand Hochet, Antonio J. Acosta
Item Width
6.1 in
Item Weight
55.7 Oz
Number of Pages
Xvi, 500 Pages

Over dit product

Product Information

The International Workshop on Power and Timing Modeling, Optimization, and Simulation PATMOS 2002, was the 12th in a series of international workshops 1 previously held in several places in Europe. PATMOS has over the years evolved into a well-established and outstanding series of open European events on power and timing aspects of integrated circuit design. The increased interest, espe- ally in low-power design, has added further momentum to the interest in this workshop. Despite its growth, the workshop can still be considered as a very - cused conference, featuring high-level scienti'c presentations together with open discussions in a free and easy environment. This year, the workshop has been opened to both regular papers and poster presentations. The increasing number of worldwide high-quality submissions is a measure of the global interest of the international scienti'c community in the topics covered by PATMOS. The objective of this workshop is to provide a forum to discuss and inves- gate the emerging problems in the design methodologies and CAD-tools for the new generation of IC technologies. A major emphasis of the technical program is on speed and low-power aspects with particular regard to modeling, char- terization, design, and architectures. The technical program of PATMOS 2002 included nine sessions dedicated to most important and current topics on power and timing modeling, optimization, and simulation. The three invited talks try to give a global overview of the issues in low-power and/or high-performance circuit design.

Product Identifiers

Publisher
Springer Berlin / Heidelberg
ISBN-10
3540441433
ISBN-13
9783540441434
eBay Product ID (ePID)
2397374

Product Key Features

Author
Bertrand Hochet, Antonio J. Acosta
Publication Name
Integrated Circuit Design : Power and Timing Modeling, Optimization and Simulation - 12th International Workshop, Patmos 2002, Seville, Spain, September 2002 - Proceedings
Format
Trade Paperback
Language
English
Subject
Engineering (General), Electronics / Circuits / Vlsi & Ulsi, Electronics / Circuits / General, Applied
Series
Lecture Notes in Computer Science Ser.
Publication Year
2002
Type
Textbook
Subject Area
Technology & Engineering, Mathematics
Number of Pages
Xvi, 500 Pages

Dimensions

Item Length
9.3 in
Item Width
6.1 in
Item Weight
55.7 Oz

Additional Product Features

LCCN
2002-030301
Intended Audience
Scholarly & Professional
Series Volume Number
2451
Number of Volumes
1 Vol.
Lc Classification Number
Tk7867-7867.5
Table of Content
Opening.- The First Quartz Electronic Watch.- Arithmetics.- An Improved Power Macro-Model for Arithmetic Datapath Components.- Performance Comparison of VLSI Adders Using Logical Effort.- MDSP: A High-Performance Low-Power DSP Architecture.- Low-Level Modeling and Characterization.- Impact of Technology in Power-Grid-Induced Noise.- Exploiting Metal Layer Characteristics for Low-Power Routing.- Crosstalk Measurement Technique for CMOS ICs.- Instrumentation Set-up for Instruction Level Power Modeling.- Asynchronous and Adiabatic Techniques.- Low-Power Asynchronous A/D Conversion.- Optimal Two-Level Delay -- Insensitive Implementation of Logic Functions.- Resonant Multistage Charging of Dominant Capacitances.- A New Methodology to Design Low-Power Asynchronous Circuits.- Designing Carry Look-Ahead Adders with an Adiabatic Logic Standard-Cell Library.- CAD Tools and Algorithms.- Clocking and Clocked Storage Elements in Multi-GHz Environment.- Dual Supply Voltage Scaling in a Conventional Power-Driven Logic Synthesis Environment.- Transistor Level Synthesis Dedicated to Fast I.P. Prototyping.- Robust SAT-Based Search Algorithm for Leakage Power Reduction.- Timing.- PA-ZSA (Power-Aware Zero-Slack Algorithm): A Graph-Based Timing Analysis for Ultra-Low Power CMOS VLSI.- A New Methodology for Efficient Synchronization of RNS-Based VLSI Systems.- Clock Distribution Network Optimization under Self-Heating and Timing Constraints.- A Technique to Generate CMOS VLSI Flip-Flops Based on Differential Latches.- Gate-Level Modeling.- A Compact Charge-Based Propagation Delay Model for Submicronic CMOS Buffers.- Output Waveform Evaluation of Basic Pass Transistor Structure.- An Approach to Energy Consumption Modeling in RC Ladder Circuits.- Structure Independent Representation of OutputTransition Time for CMOS Library.- Memory Optimization.- A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors.- Design and Realization of a Low Power Register File Using Energy Model.- Register File Energy Reduction by Operand Data Reuse.- Energy-Efficient Design of the Reorder Buffer.- High-Level Modeling and Design.- Trends in Ultralow-Voltage RAM Technology.- Offine Data Profiling Techniques to Enhance Memory Compression in Embedded Systems.- Performance and Power Comparative Study of Discrete Wavelet Transform on Programmable Processors.- Power Consumption Estimation of a C Program for Data-Intensive Applications.- Communications Modeling and Activity Reduction.- A Low Overhead Auto-Optimizing Bus Encoding Scheme for Low Power Data Transmission.- Measurement of the Switching Activity of CMOS Digital Circuits at the Gate Level.- Low-Power FSMs in FPGA: Encoding Alternatives.- Synthetic Generation of Events for Address-Event-Representation Communications.- Posters.- Reducing Energy Consumption via Low-Cost Value Prediction.- Dynamic Voltage Scheduling for Real Time Asynchronous Systems.- Efficient and Fast Current Curve Estimation of CMOS Digital Circuits at the Logic Level.- Power Efficient Vector Quantization Design Using Pixel Truncation.- Minimizing Spurious Switching Activities in CMOS Circuits.- Modeling Propagation Delay of MUX, XOR, and D-Latch Source-Coupled Logic Gates.- Operating Region Modelling and Timing Analysis of CMOS Gates Driving Transmission Lines.- Selective Clock-Gating for Low Power/Low Noise Synchronous Counters.- Probabilistic Power Estimation for Digital Signal Processing Architectures.- Modeling of Propagation Delay of a First Order Circuit with a Ramp Input.- Characterization of Normal Propagation Delayfor Delay Degradation Model (DDM).- Automated Design Methodology for CMOS Analog Circuit Blocks in Complex Systems.
Copyright Date
2002
Dewey Decimal
621.3815
Dewey Edition
21
Illustrated
Yes

Objectbeschrijving van de verkoper

Informatie van zakelijke verkoper

Premier Books LLC
David Taylor
26C Trolley Sq
19806-3356 Wilmington, DE
United States
Contactgegevens weergeven
:liam-Emoc.liaterelgaednarg@yabe
Ik verklaar dat al mijn verkoopactiviteiten zullen voldoen aan alle wet- en regelgeving van de EU.
grandeagleretail

grandeagleretail

98,3% positieve feedback
2,7M objecten verkocht
Reageert meestal binnen 24 uur

Gedetailleerde verkopersbeoordelingen

Gemiddelde van de afgelopen 12 maanden

Nauwkeurige beschrijving
4.9
Redelijke verzendkosten
5.0
Verzendtijd
4.9
Communicatie
4.9
Ingeschreven als zakelijke verkoper

Feedback verkoper (1.024.611)

n***l (32)- Feedback gegeven door koper.
Afgelopen maand
Geverifieerde aankoop
Sent a cancel order has soon as I placed it. I mistakenly ordered the wrong thing. The cancel request sat for 3 days then he shipped the item anyways and said couldn’t cancel cause already shipped. Horrible communication. Will start return and see how that goes
5***d (607)- Feedback gegeven door koper.
Afgelopen maand
Geverifieerde aankoop
Great seller!
y***x (83)- Feedback gegeven door koper.
Afgelopen maand
Geverifieerde aankoop
The deck was beautiful and packaged securely. It took a little longer than expected to receive, but I appreciated the care taken and price savings for the original book and cards together.