Afbeelding 1 van 2
Galerij
Afbeelding 1 van 2
Hebt u iets om te verkopen?
Verilog HDL : A Guide to Digital Design and Synthesie Bk/CD-ROM H
Free US Delivery | ISBN:0134516753
US $6,72
OngeveerEUR 5,80
Objectstaat:
“Used book that is in clean, average condition without any missing pages. 100% Money-Back Guarantee.”
Goed
Een boek dat is gelezen, maar zich in goede staat bevindt. De kaft is zeer minimaal beschadigd (er zijn bijvoorbeeld slijtplekken), maar er zijn geen deukjes of scheuren. De harde kaft heeft mogelijk geen stofomslag meer. De boekband vertoont minimale slijtage. De meeste bladzijden zijn onbeschadigd. Er zijn weinig vouwen en scheuren en er is vrijwel geen tekst met potlood onderstreept of met een accentueerstift gemarkeerd. Er is niet in de kantlijn geschreven. Er ontbreken geen bladzijden. Bekijk de aanbieding van de verkoper voor de volledige details en een beschrijving van gebreken.
- Nu kopenVerilog HDL : A Guide to Digital Design and Synthesie Bk/CD-ROM H
Oops! Looks like we're having trouble connecting to our server.
Refresh your browser window to try again.
Verzendkosten:
Gratis Economy Shipping.
Bevindt zich in: Reno, Nevada, Verenigde Staten
Levering:
Geschatte levering tussen wo, 6 aug en za, 9 aug tot 94104
Retourbeleid:
30 dagen om te retourneren. Koper betaalt voor retourzending Als u een eBay-verzendlabel gebruikt, wordt dit in mindering gebracht op het terugbetalingsbedrag.
Betalingen:
Winkel met vertrouwen
De verkoper neemt de volledige verantwoordelijkheid voor deze aanbieding.
eBay-objectnummer:376236435568
Specificaties
- Objectstaat
- Goed
- Opmerkingen van verkoper
- “Used book that is in clean, average condition without any missing pages. 100% Money-Back Guarantee.”
- Book Title
- Verilog HDL : A Guide to Digital Design and Synthesie Bk/CD-ROM H
- ISBN
- 9780134516752
Over dit product
Product Identifiers
Publisher
Prentice Hall PTR
ISBN-10
0134516753
ISBN-13
9780134516752
eBay Product ID (ePID)
43013
Product Key Features
Number of Pages
448 Pages
Language
English
Publication Name
Verilog Hdl : a Guide to Digital Design and Synthesie (BK/CD-ROM)
Publication Year
1996
Subject
Software Development & Engineering / Systems Analysis & Design, Logic Design
Type
Textbook
Subject Area
Computers
Format
Hardcover
Dimensions
Item Height
0.9 in
Item Weight
30.4 Oz
Item Length
9.6 in
Item Width
7.2 in
Additional Product Features
Intended Audience
College Audience
LCCN
96-173039
Dewey Edition
20
Illustrated
Yes
Dewey Decimal
621.3/92
Table Of Content
PART I. BASIC VERILOG TOPICS. 1. Overview of Digital Design with Verilog HDL. Evolution of Computer Aided Digital Design. Emergence of HDLs. Typical Design Flow. Importance of HDLs. Popularity of Verilog HDL. Trends in HDLs. 2. Hierarchical Modeling Concepts. Design Methodologies. 4-bit Ripple Carry Counter. Modules. Instances. Components of a Simulation. Example. Design Block. Stimulus Block. Summary. Exercises. 3. Basic Concepts. Lexical Conventions. Whitespace. Comments. Operators. Number Specification. Sized numbers. Unsized numbers. X or Z values. Negative numbers. Underscore characters and question marks. Strings. Identifiers and Keywords. Escaped Identifiers. Data Types. Value Set. Nets. Registers. Vectors. Integer , Real, and Time Register Data Types. Integer. Real Time. Arrays. Memories. Parameters. Strings. System Tasks and Compiler Directives. System Tasks. Displaying information. Monitoring information. Stopping and finishing in a simulation. Compiler Directives. 'define. 'include. Summary. Exercises. 4. Modules and Ports. Modules. Ports. List of Ports. Port Declaration. Port Connection Rules. Inputs. Outputs. Inouts. Width matching. Unconnected ports. Example of illegal port connection. Connecting Ports to External Signals. Connecting by ordered list. Connecting ports by name. Hierarchical Names. Summary. Exercises. 5. Gate-Level Modeling. Gate Types. And/Or Gates. Buf/Not Gates. Bufif/notif. Examples. Gate-level multiplexer. 4-bit full adder. Gate Delays. Rise, Fall, and Turn-off Delays. Rise delay. Fall delay. Turn-off delay. Min/Typ/Max Values. Min value. Typ val. Max value. Delay Example. Summary. Exercises. 6. Dataflow Modeling. Continuous Assignments. Implicit Continuous Assignment. Delays. Regular Assignment Delay. Implicit Continuous Assignment Delay. Net Declaration Delay. Expressions, Operators, and Operands. Expressions. Operands. Operators. Operator Types. Arithmetic Operators. Binary operators. Unary operators. Logical Operators. Relational Operators. Equality Operators. Bitwise Operators. Reduction Operators. Shift Operators. Concatenation Operator. Replication Operator. Conditional Operator. Operator Precedence. Examples. 4-to-1 Multiplexer. Method 1: logic equation. Method 2: conditional operator. 4-bit Full Adder. Method 1: dataflow operators. Method 2: full adder with carry lookahead. Ripple Counter. Summary. Exercises. 7. Behavioral Modeling. Structured Procedures. Initial Statement. Always Statement. Procedural Assignments. Blocking assignments. Nonblocking Assignments. Application of nonblocking assignments. Timing Controls. Delay-Based Timing Control. Regular delay control. Intra-assignment delay control. Zero delay control. Event-Based Timing Control. Regular event control. Named event control. Event OR control. Level-Sensitive Timing Control. Conditional Statements. Multiway Branching. Case Statement. Casex, casez Keywords. Loops. While Loop. For Loop. Repeat Loop. Forever loop. Sequential and Parallel Blocks. Block Types. Sequential blocks. Parallel blocks. Special Features of Blocks. Nested blocks. Named blocks. Disabling named blocks. Examples. 4-to-1 Multiplexer. 4-bit Counter. Traffic Signal Controller. Specification. Stimulus. Summary. Exercises. 8. Tasks and Functions. Differences Between Tasks and Functions. Tasks. Task Declaration and Invocation. Task Examples. Use of Input and Output Arguments. Asymmetric Sequence Generator. Functions. Function Declaration and Invocation. Function Examples. Parity calculation. Left/right shifter. Summary. Exercises. 9. Useful Modeling Techniques. Procedural Continuous Assignments. Assign and deassign. Force and release. Force and release on registers. Force and release on nets. Overriding Parameters. Defparam Statement. Module_
Synopsis
For Verilog HDL digital IC and system design professionals. Verilog HDL is a language for digital design, just as C is a language for programming. This complete Verilog HDL reference progresses from the basic Verilog concepts to the most advanced concepts in digital design.
LC Classification Number
TK7885.7.P35 1996
Objectbeschrijving van de verkoper
Informatie van zakelijke verkoper
Over deze verkoper
Better World Books West
98,7% positieve feedback•1,5M objecten verkocht
Ingeschreven als zakelijke verkoper
Feedback verkoper (431.734)
- -***l (207)- Feedback gegeven door koper.Afgelopen maandGeverifieerde aankoopAlways happy with this sellers merchandise.
- 3***m (270)- Feedback gegeven door koper.Afgelopen maandGeverifieerde aankoopGreat service!
- 7***_ (6)- Feedback gegeven door koper.Afgelopen maandGeverifieerde aankoopall was good. received the book in due time, condition just as described.
Better World Books West
98,7% positieve feedback•1,5M objecten verkocht
Ingeschreven als zakelijke verkoper
Feedback verkoper (431.734)
- -***l (207)- Feedback gegeven door koper.Afgelopen maandGeverifieerde aankoopAlways happy with this sellers merchandise.
- 3***m (270)- Feedback gegeven door koper.Afgelopen maandGeverifieerde aankoopGreat service!
- 7***_ (6)- Feedback gegeven door koper.Afgelopen maandGeverifieerde aankoopall was good. received the book in due time, condition just as described.